

Course Description

This comprehensive course is a thorough introduction to SystemVerilog constructs for design. This class addresses writing RTL code using the new constructs available in SystemVerilog. New data types, structs, unions, arrays, procedural blocks, re-usable tasks, functions and packages, are all covered. The information gained can be applied to any digital design. This course combines insightful lectures with practical lab exercises to reinforce key concepts.

In this two-day course, you will gain valuable hands-on experience. Incoming students with a Verilog background will finish this course empowered with the ability to more efficiently develop RTL designs.

Level – FPGA 1

Course Duration – 2 days

Price – \$1400 or 14 Xilinx Training Credits

Course Part Number – LANG14000-ILT

Who Should Attend? – FPGA designers and logic designers

Prerequisites

- Verilog design experience or completion of *Designing with Verilog*

Software Tools

- Vivado® Design or System Edition 2014.1
- Questa Sim Prime Simulator 10.2c

Hardware

- Architecture: N/A*
- Demo board: Kintex®-7 FPGA KC705 board*

* This course does not focus on any particular architecture. Check with North Pole Engineering, Inc., for the specifics of the in-class lab board or other customizations.

After completing this comprehensive training, you will have the necessary skills to:

- Describe the features and benefits of using SystemVerilog for RTL design
- Identify the new data types supported in SystemVerilog
- Utilize an enumerated data type for coding a finite state machine (FSM)
- Explain how to utilize structures, unions, and arrays
- Describe the new procedural blocks and analyze the affected synthesis results
- Define the enhancements and ability to reuse tasks, functions, and packages
- Identify how to simplify module definitions and instantiations using interfaces
- Examine how to efficiently code in SystemVerilog for FPGA design simulation and synthesis
- Target and optimize Xilinx FPGAs by using SystemVerilog
- Synthesize and analyze SystemVerilog designs with the Vivado Design Suite
- Download a complete SystemVerilog design to an evaluation board

Course Outline

Day 1

- Introduction to SystemVerilog
- Data Types
- Lab 1:** SystemVerilog Data Types
- Structures, Unions, and Arrays

- Additional Operators in System Verilog
- Procedural Statements and Flow Control
- Lab 2:** always_ff and always_comb Procedural Blocks

Day 2

- Functions, Tasks, and Packages
- Interfaces
- Lab 3:** Interfaces and Design Download
- Targeting Xilinx FPGAs


Lab Descriptions

- Lab 1:** System Verilog Data Types – Utilize enumerated data types to build a finite state machine and perform synthesis to analyze the results.
- Lab 2:** always_ff and always_comb Procedural Blocks – Learn to use the new procedural blocks always_comb, always_ff, and always_latch to produce the synthesized results intended.
- Lab 3:** Interfaces and Design Download – Use an interface to simplify the module inputs and outputs. Download and verify the design in-circuit.

Register Today

NPE, Inc. delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, North Dakota, South Dakota and Wisconsin.

Visit www.npe-inc.com/training, for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.